This paper presents a method for all-digital background calibration of multiple channel mismatches including offset, gain and timing mismatches in time-interleaved analog to digital converters (TIADCs). The averaging technique is used to remove the offset mismatch at each channel. The gain mismatch is calibrated by calculating the power ratio of the sub-ADC over the reference ADC. Timing skew is compensated by using Hadamard transform for error correction and least mean squares (LMS) algorithm for estimation of the clock skew. The performance improvement of TIADCs employing these techniques is demonstrated through numerical simulations.
Introduction
Time-interleaved analog-to-digital converter (TIADC) is a promising solution and increasingly used in systems that require high speed, high resolution, and low power consumption. It can be employed in the direct sampling receivers for software-defined radio systems, full-band capture cable TV tuner transmissions, broadband satellite receivers, sub-sampling receivers, etc. It increases the sampling rate by using the multiple channel analog-todigital converter (ADC) that samples an analog input signal in the time-interleaving manner [1] , [2] . However, the performance of TIADC is severely degraded by mismatches between sub-ADCs, including bandwidth, timing, offset, and gain mismatches [3] , [4] . Therefore, correcting these mismatches is a very essential requirement.
There have been several works on channel mismatches calibration in TIADC [5] - [21] . In which, several works calibrate in either all-analog domain [5] or mix-signal domain [6] , [7] . The all-analog calibration techniques can be performed with any input signal, but analog estimation is difficult to implement and is not suitable for CMOS technology. The mixed-signal calibration techniques require low power consumption and small chip area. However, its correction is inaccurate and requires an additional analog circuit. Therefore, it reduces the resolution of TIADC and increases the calibration time. Moreover, they are not portable between CMOS technology nodes.
Taking the advantages of scaled CMOS technologies, the all-digital calibration techniques overcome the above issue [8] - [21] . A general review of previously reported works based on the all-digital calibration techniques shows that those techniques focus on calibration gain and timing mismatches without addressing the offset one [8] - [17] . Authors in [18] proposed a technique to cancel offset, gain, and timing mismatches in TIADC. However, the main limitation of this technique is that there is an overlap between the basic function and desired signal when the input signal is single-tone spaced at kM  . Instead of calibrating gain and timing mismatches by combining Hadamard transform and LMS algorithm in [19] or combining modulation matrix and LMS algorithm in [20] , in this paper, we calibrate the gain mismatch by calculating the power ratio of the sub-ADC with the reference ADC. Firstly, the offset mismatch is calibrated EAI Endorsed Transactions on Industrial Networks and Intelligent Systems 08 2019 -10 2019 | Volume 6 | Issue 21| e3
Van-Thanh Ta, Van-Phuc Hoang and Xuan Nam Tran 2 by taking the average of sub-ADC output samples. Finally, the timing error is calibrated by using the Hadamard transform and LMS algorithm as in [19] . In [19] , [20] , a calibration technique was proposed with preliminary results without detail analysis and state ofthe-art comparison.
The proposed technique achieves higher performance and a faster convergence speed compared with the conventional techniques. The proposed technique significantly reduces the required hardware resources, specifically for the derivative and fractional delay filters for which no look-up table is required. In addition, the proposed technique requires only one FIR filters with fixed coefficients, thus reducing complexity and hardware resources, as compared to the bank adaptive filter techniques.
The rest of this paper is organized as follows. Section 2 introduces the TIADC model with offset, gain, and timing mismatches. In Section 3, we present the proposed alldigital background calibration technique for multiple channel mismatches. The simulation results are given in Section 4. Finally, conclusion is included in Section 5.
System model
Consider an M-channel TIADC which consists of offset, gain, and timing mismatches in Fig. 1 . It is characterized by the offsets i o , the gains i g and the relative timing deviations i t for 0,1,..., 1 iM  . Without considering the quantization effects, the th i channel's digital output can be expressed as 
This expression shows that, in the presence of all the errors, the input signal is modulated by the expression between brackets which combines gain and timing mismatch errors. These errors appear at each
is the input frequency. Additionally, the offset mismatch tones intervene as signal independent spurious tones at each component
Proposed technique

Offset mismatch calibration
The offset calibration scheme illustrated in Fig. 2 . Assume that ˆi o is the estimate of the offset i o of the th i channel ADC. To calibrate the offset mismatch, firstly, the offset ˆi o of each individual channel is estimated. Assume that the input signal is Wide-Sense-Stationary, expected value of the input is approximately zero, i.e. 
Gain mismatch calibration
The signal after calibration of offset mismatch is expressed in (4) . Assuming i g denotes the gain mismatch of th i sub-ADC. The goal of gain mismatch estimation is to determine the relative gain of each sub-ADC with respect to a reference ADC, i.e. 0 i gg. Let us assume that the first channel is the reference channel. By computing the average power of the th i ADC and the reference sub-ADC, the relative gain can be estimated as
This ratio is then taken the square root and multiplied by the th i sub-ADC output to produce the corrected sub-ADC output. This output has the same gain mismatch of the reference sub-ADC as shown in Fig. 3 . Therefore, the gain mismatch among sub-ADC channels is the same.
Since gain calibration requires adders and multipliers running at the sampling rate of sub-ADCs, it is efficient for the hardware implementation in terms of power consumption and area.
Timing mismatch calibration
Timing mismatch calibration includes two steps of correction and estimation.
a) Timing mismatch correction
After the offset and gain mismatches are calibrated, the ADC output contains only the timing mismatch. Thus, the ADC output can be expressed as
Assume that the sum of the timing mismatch in each channel is equal to zero 0 1 1 ... . (12) where , 0,1,..., 1 i t i M  is much less than 1 and 0 0 t   .
b) Timing mismatch estimation
In this section, we present the structure of the timing mismatch estimation block as shown in Fig. 5 
Simulation results
To illustrate the proposed techniques, we simulate by using Matlab software. We use a 33-tap correction FIR filter, 13-bit ADC quantization, and a sampling frequency . The signal-to-noise ratio before and after calibration was calculated according to equation (17) and (18) as follow [21] . 
Conclusion
In this paper, an all-digital background calibration technique for offset, gain, and timing mismatches in the M-channel TIADC has been presented. The offset mismatch is calibrated by taking the average of output samples of each channel. The gain mismatch is compensated by calculating the power ratio of the sub-ADC with the reference ADC. Finally, the timing skew is compensated by combining the LMS adaptive algorithm and the Hadamard matrix. The simulation results of a 4channel TIADC have demonstrated a significant improvement in both SNDR and SFDR. In future work, we will consider bandwidth mismatch to further improve the TIADC performance.
